76.8GB/s of memory bandwidth in 2004

Page 11 - Seeking answers? Join the Tom's Hardware community: where nearly two million members share solutions and discuss the latest tech.

LoveGuRu

Distinguished
Sep 21, 2001
612
0
18,980
this is a really good thread, althogh i dont undertand anything you write, its not every day you find a thread that people talk about things you are not close to understand.
thogh this is a step forward towards understanding more, just wanted to thank Raystonn fos starting this thread.

<font color=green>
*******
*K.I.S.S*
*(k)eep (I)t (S)imple (S)tupid*
*******
</font color=green>
 

bum_jcrules

Distinguished
May 12, 2001
2,186
0
19,780
Observation:

Even though "Yellowstone" is classified as ODR it doesn't opperate as such. It is really DDR at 1066MHz. Double data rate at a high frequency. So does that mean that DDRSDRAM at a higher clock could beat the "Yellowstone" RDRAM? It would seem so due to the lack of number of latencies inherent in DDR and the lower overall total latency in DDR vs. RDRAM per clock.

<b>All for one and one for all...and 3 for 5! - Curly - The Three Stooges</b> :lol:
 

Matisaro

Splendid
Mar 23, 2001
6,737
0
25,780
Mala, even 2 or 3 cycles lost in sending the data request to the northbridge can be huge performance killers, especially if the cpu is sitting idle for that data!


~Matisaro~
"The Cash Left In My Pocket,The BEST Benchmark"
~Tbird1.3@1.5~
 
G

Guest

Guest
www.t-ram.com/about/iedm99.pdf

T-RAM. A potential SRAM/DRAM replacement. A 1 transistor memory cell, no capacitors, but instead uses a thyristor. Looks like it could be what's coming, depending how hard it is to manufacture. I spotted this while browsing the AT forums.

Who knows with this kind of thing maybe on die RAM seems a little closer.

I was going to start my own thread, but I missed this one.
 

Phelk

Distinguished
Apr 21, 2001
203
0
18,680
<i>i read that hammer is gonna have an integrated onboard northbridge... that should improve memory interface bandwidth and latencies</i>

This is the approach SUN takes with the UltraSPARC III (and earlier) with the memory controller on the CPU die. It allows them to add a large external L2 cache (8MB for the US3) and get excellent performance out of the memory.

<font color=blue> Smoke me a Chip'er ... I'll be back in the Morgan </font color=blue> :eek:
 

Kennyshin

Distinguished
Nov 11, 2001
658
0
18,980
<A HREF="http:// http://www.t-ram.com/ " target="_new">http:// http://www.t-ram.com/ </A>

<A HREF="http://www.t-ram.com/about/iedm99.pdf " target="_new"> PDF Download </A>

Quote: "T-RAM is a semiconductor startup that is developing a unique type of memory that combines the speed of SRAM with the density of DRAM. T-RAM is compatible with mainstream CMOS processes, using only standard equipment and standard materials, and the performance of logic transistors remains unaffected."



<b> Searching for the true, the beautiful, and the eternal </b>