Integrated memory controllers for Xeons & Itaniums

G

Guest

Guest
Archived from groups: comp.sys.ibm.pc.hardware.chips,comp.sys.intel (More info?)

Intel to add memory controllers to future Xeons, Itanics | The Register
http://www.theregister.co.uk/2005/06/16/intel_integrates_mem_control/
 
G

Guest

Guest
Archived from groups: comp.sys.ibm.pc.hardware.chips,comp.sys.intel (More info?)

On 16 Jun 2005 06:37:17 -0700, "YKhan" <yjkhan@gmail.com> wrote:

>Intel to add memory controllers to future Xeons, Itanics | The Register
>http://www.theregister.co.uk/2005/06/16/intel_integrates_mem_control/

Hmm, as speculated here: cph1r0pq89669dd4di76ap40gj0phckjui@4ax.com last
December. The really interesting part of this is what they use for a
CPU/system interconnect... IOW the equivalent of Hypertransport.

--
Rgds, George Macdonald