News Intel Rocket Lake Release Date, Specifications, Performance, All We Know

JayNor

Prominent
May 31, 2019
159
27
610
0
I believe both Tiger Lake and Ice Lake Server chips doubled the ring bus bandwidth. relative to Ice Lake laptop. It will be interesting to see if that makes it into the Rocket Lake design.

Also ... PCIE3 cards are supposed to work on a PCIE4 bus, by design. In fact, authors commented that PCIE3 and PCIE4 functionality were demoed on Intel's FPGA PCIE5 chiplet implementation in 2019.
 

mdd1963

Polypheme
yayyy, more 14 nm option! :/

(This next Intel gen had better have quite a few tweaks, faster RAM speeds at 3600 MHz stock, etc., to fend off the Ryzen 5800X/5900X it seems, if the first few CPU-Z and Ashes leaks are accurate..)
 

shady28

Distinguished
Jan 29, 2007
74
27
18,570
2
PPL making comments about nanometer process tech - need to read this.

https://www.techpowerup.com/272489/intel-14-nm-node-compared-to-tsmcs-7-nm-node-using-scanning-electron-microscope

"The results? Well, the Intel 14 nm chip features transistors with a gate width of 24 nm, while the AMD/TSMC 7 nm one has a gate width of 22 nm (gate height is also rather similar). "

"Another interesting thing to note here, the gate width is not following the naming scheme as you might have expected. The 14 nm transistor isn't 14 nm in width, and the 7 nm transistor isn't 7 nm wide. The naming of the node and actual size of the node have had a departure a long time ago, and the naming convention is really up to the manufacturer - it's become more of a marketing gimmick than anything else. "
 

ASK THE COMMUNITY

TRENDING THREADS