👌This was just a hypothetical. "In another life", I'm retired now, I had many a bus "adaption(s)" to "play with.
I was reading through the PCIe, SATA, M.2, ... specifications and noticed that all are PCIe-like logically. I thought at initialization since lanes are negotiated in SW one could "mortify" the physical connections and say, have various x1 lanes physically connected to different devices within the shared MB connectors. Now I'm thinking, as I've not reverse-engineered driver SW it may not be able to negotiate among different HW devices on the same PCIe, M.2 connector. That is, it's only smart enough to determine lane counts and active com lines. BUT! Oneee du Shadow knows what lurks in the inter sanctum of logic circuits.👍 Thanks for the response.
P.S. This would be a good driver SW add-on. I don't know how one would handle multiple usage of lanes when users oops the connections. Another opportunity for the chipset/CPU engineers to excel, right? OR, make it all the same form factor so when devices are connected data all you get in a per lane configuration.