Libre-SOC developers sent the first test ASIC to TSMC's manufacturing facilities.
Libre-SOC Releases First Non-IBM OpenPOWER Chip in Decade : Read more
Libre-SOC Releases First Non-IBM OpenPOWER Chip in Decade : Read more
Every component, from hardware design files, documentation, mailing lists to software, is open-sourced and designed to fit with the open-source spirit and ideas
I wish it was on GloFlo 12nm instead of TSMC 180nm.
-_-
Did you even read the article? The architecture is only 130k logical gates in size, let's just assume 5(I know, I know not all logic gates requires that much transistor or uses that few transistor and that there are resistors etc but let's just assume 5 transistor) transistors per logic gate, 130k x 5 = 650k transistors. GloFo 12nm has a transistor density of 36Million Transistors in a single mm2, 650k Transistor is only ~2% of 36Million, so the 650k design would only use 2% of a millimeter, smaller than a speck of dustI wish it was on GloFlo 12nm instead of TSMC 180nm.
-_-