bit_user :
I find it a bit hard to believe they actually included hardware support for 3-way interleave. If not, then it's not actually triple-channel - just single channel with the DIMMs mapped sequentially.
Three interleaved channels still enable the memory controller to service three concurrent memory accesses to different addresses when the addresses hit different memory channels, which should happen fairly regularly on a CPU running multiple threads.