There are always limitations where components are attached together. Think of it like an airport. You can add an additional runway to allow more plans to take off and land, but if you don't add more taxiways between the runways and terminal, you are still going to have a bottleneck. Certain chipset architectures allow more PCIe lanes than others.